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Abstract
 
The function level evolvable hardware approach to syn
thesize the combinational multiplevalued and binary logic functions is
proposed in 	rst time
 The new representation of logic gate in extrinsic
EHW allows us to describe behaviour of any multiinput multioutput
logic function
 The circuit is represented in the form of connections and
functionalities of a rectangular array of building blocks
 Each building
block can implement primitive logic function or any multiinput multi
output logic function de	ned in advance
 The method has been tested
on evolving logic circuits using half adder full adder and multiplier
 The
eectiveness of this approach is investigated for multiplevalued and bi
nary arithmetical functions
 For these functions either method appears to




Evolvable Hardware EHW is technique to synthesize electronic circuits using
genetic algorithms The search for an electronic circuits realization of a desired
transfer characteristic can be made in software as in extrinsic evolution or in
hardware as in intrinsic evolution In extrinsic evolution the entire evolution
process is implemented in the software simulator based on a model of the imple
mentation technology In intrinsic evolution the hardware actively participate in
evolution process 	
In the context of electronic synthesis the con
guration of evolved circuit as
well as connecting elements inside circuit is represented by chromosome Any
genetic operators are applied to the chromosome and obtained new circuits are
compared with target logic function The process in usually ended after a given
number of generation or when the closeness to the target response has been
reached If connecting element is represented by primitive logic function a gate
level EHW approach is applied In the functionlevel EHW approach high level
hardware functions such as adders multipliers etc rather than simple logic func
tions are used as primitive functions in evolution 	 	 Therefore the building
 
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block implements the multiinput oneoutput or multiinput multioutput logic
function
A variety of extrinsic EHW methods have been used to synthesise digital
circuits Table  In most cases primitive functions or multiplexers have been
considered as connecting elements In our work we use multiinput multioutput
logic functions to de
ne the behaviour of connecting elements
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   f  
f  
F Cartesian GP Low pass 	lter
design

Proposed method f  r
fnm r
F F Cartesian GP Multivalued
logic design

VGA  an variablelength chromosome GA GP  Genetic Programming fnm r is
an ninput moutput rvalued logic function f
m
   is an logic function described
the behaviour of multiplexer F de	nes the correctness of outputs of logic circuit
evolved F is the minimal number of logic cells used F is the correctness of input
combinations F is an error based 	tness

The proposed method is an extension of EHW approach applied for binary
circuit design 	 and multivalued logic MVL functions 	 Some aspects of
this approach have been investigated in the past Thus it has been found that
functional set of logic gates 	 as well as circuit layout and connectivity re
strictions 	 inuence on the GA performance Some attempts to evolve circuit
layout together with circuit functionality have been reported in 	 A dynamic
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tness function has been proposed in 	 that allow us to evolve functional
complete circuit with minimal number of logic gates employed
In this paper we proposed to use multiinput multioutput logic functions as
logic cell so called building block in an extrinsic evolvable hardware approach
We limit our focus to binary and multivalued combinational logic circuit design
problems We introduce the new chromosome representation that allows us to
evolve logic circuits using highlevel logic functions A number of binary and
multivalued circuit structures evolved are discussed The experimental results
show us that the proposed method performs better than one earlier reported in
case if the suitable functional set of logic gates is chosen
 A Problem Statement
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 The cardinality of X de
nes the number of members







 Let function F be represented as a matrix mapping denoted as
X  Y  whereX is a kn matrix of all the given inputs and k is the number of
input combinations and Y is a km matrix of the corresponding m outputs
Then the synthesis of function can be stated as follows Design a sequence of
operations that accomplishes the mapping X  Y  This mapping is achieved
by applying a sequence of primitive or complex operations This statement of
design problem can be applied to any type of functions We will consider the
logic design of binary and multivalued logic functions
Binary circuit design Let B  f g be the set of binary logic values
Then the design of binary circuits can be represented by the equations given
above if C
 
 B  C

 B 
Multivalued circuit design Let R  f      r  g be the set of r
valued logic values Then the multivalued circuit design can be described by
the equations given above if C
 
 R and C

 R The primitive twoinput



































































 r   

where  is an ordinary addition The TPRODUCT operator has been 
rst in
troduced in 	 	 The symbolic representation of MVL operators mentioned
 Tatiana Kalganova























Fig  Symbols and analytic representation of twoinput r valued logic gates
 FunctionLevel Extrinsic Evolvable Hardware Approach
There are several issues of interest concerning the use of cartesian generic pro
gramming 	 in this domain such as the encoding of building blocks imple
mented multiinput multioutput logic functions mutation operator repair pro
cedures The representation chosen for our work allows us to synthesise the logic
circuits using multiinput multioutput logic subfunctions de
ned in advance
Circuit structure








































































circuit outputs [ ]: o j, j {0,...,m-1}
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are current column and row respectively

 Encoding
A combinational logic circuit is represented as a rectangular array of building
blocks Fig  Each building block is uncommitted and can be removed from
the actual circuit design if they prove to be redundant The building block can
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implement any primary logic operation or multiinput multioutput logic func
tion de
ned in advance The inputs to any building block in the combinational
network may be the primary inputs or any outputs of building blocks which





     x
n  
are numbered       n respectively The building blocks










are the number of columns and rows in rectangular array The outputs
of building block Bz are labeled from z  D
order
 to z  p D
order







nes the decimal order of the maximum number of out
puts allowed to be used in building block For example if the maximum number
of output in building block can not exceed  then D
order
  If  outputs
are allowed to be used in building block then D
order
  Thus each output
of building block is de
ned by real number In the work reported we consider
evolving binary and MVL functions Table  shows the set of both binary and
MVL functions employed in evolution
Table  Gate functionality according to the b

z gene in chromosome  denotes
that the logic function is not assigned for encoding value





 Logic constant Logic constant
  SUCCESSOR x





  Literal Lx

 c
  Clockwise Operator c x






















































  digit multiplier
 digit full adder digit full adder
 digit multiplier digit multiplier
 digit full adder digit full adder
 digit multiplier digit multiplier
 digit full adder digit full adder
 Half adder Half adder
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The chromosome is represented by a level structure  Circuit layout struc
ture  Circuit structure  Building block structure
Circuit layout structure At the 
rst level the global characteristics of the
circuit are de
ned These are connectivity parameter N
connect





 Note that these parameters are allowed to be variable
but in this paper we consider that the circuit layout is de
ned in advance and
it is not allowed to be changed during evolution process
Circuit structure At the second level the array of building blocks B
i
is



























k-input p-output building block
b
z
=< b0, b 1, b 2, b 3, I>
Fig  Schematic of building block structure

Building block structure Finally the third level represents the structure
of each building block in the networkN  This data consists of the functional gene
b

 the type of inputs b
 







 Fig  Fig a  In this work the gene b
 
de
ning the type of
inputs in building block has not been taken into account The number of inputs
and outputs in building block depend on the functional type of building block b

and are de
ned if the value of functional gene is known Thus if functional gene
de
nes the primitive logic function then variable number of inputs in building
block can be used In this case the primitive logic gates are connected as shown
in Fig b For example let    de
nes the input output logic primitive
function and b

  The number of outputs in building block is  These outputs




























If multiinput multioutput logic functions de
ned in advance is employed then
the number of inputs and outputs in building block are 
xed and can not be
changed For example the binary twobit full adder has  inputs and  outputs
So if the functional gene of building block is  b

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Logic function : add2c.pla
Functionality: 100%
The number of active gates:  11
Circuit structure:
Circuit layout: 5 x 2
Circuit outputs:   13.0   11.0   8.1
x3
x4




















































Fig  An example of the phenotype and corresponding genotype of a chromosome
with x circuit layout
 An example
An example of chromosome representation with the actual circuit structure is
given in Fig  This circuit represents the full bit adder evolved using AND
OR EXOR and half adder binary logic functions This function has  inputs
















respectively The type of building block is
de
ned by functional gene shown in bold The encoding table of functional gene
is given in Table 
Each cell is assigned an individual address Thus the building block located
in th column and th row is labeled as  The building block located in th
column st row is labeled as  Each output of building block is labeled with real
number The main part of this number de
nes the code of building block and the
fractional part determines the position of output in building block For example
the th building block B

located in st row and st column has  outputs
The 
rst output is numbered as  and the second one as  The number
of circuit outputs is de
ned by the number of outputs in the logic function
implemented Let us examine the encoding of the th building block represented
as      f  g  We refer to this representation of the building block
as building block genotype The functional gene de
ning the type of this gate is
 This corresponds to the half adder in encoding table Table  The examined
cell has two inputs and two outputs The 
rst input is connected to the input x

and second to the second output of building block  labeled as  The inputs
of building block  are connected to input variable x
 
and output of building




 Therefore the logic function implemented in building block  depends






 The outputs of circuit are connected to
the outputs of building blocks   and 
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 Fitness Function
Our goal is to produce a fully functional design and minimize the number of
building blocks actually used in circuit A fully functional design produces the
expected behavior stated by its truth table Therefore we decided to use two
stage 
tness strategy 	 At the beginning of search only compliance with the
truth table is taken into account Once the 
rst functional solution appears we
switch to a new 
tness function in which fully functional circuits with less cost

























is committed building block
 B
j





is the minimum number of primitive logic cells required to implement
the logic function described behaviour of building block B
j

We consider the building block B
j
as a subcircuit with the structure that
is not allowed to be changed So the cost of building block does not take into
account whatever all outputs of building block has been involved or not For




rst digit of this twobit multiplier be only involved in circuitN  The cost of two
bit multiplier is  	 Despite the 
rst digit of twobit multiplier is implemented
using only one primitive logic gate the cost of building block B
j
is  Members
of the population with changed genotype have their 
tness calculated
 Evolutionary algorithm
The circuit evolution has been performed using a rudimentary    evolu
tionary strategy ES with uniform mutation 	 In this case a population of
random chromosomes is generated and the 
ttest chromosome is selected The
new population is then 
lled with mutated versions of this
Initialisation The initial population is generated randomly During initial
isation of cell inputs and circuit outputs is performed in accordance with the
levelsback constraint and the type of variables which are able to be present
throughout all circuit Thus if the logic constants are allowed as input connec
tions throughout the circuit then during initialisation procedure the inputs of
gates can be chosen from the set of inputs constrained by levelsback or from the
set of logical constants The same procedure is true for the primary and inverted
primary inputs
Mutation The circuit mutation allows us to change the following three
features of the circuit  Cell input  Cell type  Circuit output Each
of these parameters is considered as an elementary unit of the genotype Cell
An Extrinsic FunctionLevel Evolvable Hardware Approach 
type is de
ned by the functional gene and the functionality gene The mutation
rate de
nes how many genes in the population are involved in mutation The















is the number of outputs in the circuit N
i
gates
is the number of
gates in the ith chromosome  is the population size
 Experimental Results
In this section we will consider some experimental results obtained for function
and gatelevel EHW Two applications to EHW approach has been examined 
Binary arithmetic circuit design  Multivalued arithmetic circuit design For
the purposes of this paper  examples were chosen to illustrate our approach The
performance of functionand gate level EHW approaches has been compared
The initial data for the experiments is given in Table 
Table  Initial data
Logic functions
binary multivalued
Circuit mult mult addc add c mult 
Circuit layout x x x x x
Connectivity parameter     
Population size     
Number of generations          
Number of GA runs     
Mutation rate     
Twobit full adder	 addcpla One of the principles used by human to
construct larger adders is known as the ripplecarry principle The block dia
gram for a two bit adder is shown in Fig a Each of the blocks in Fig a
are identical to onebit full adder The two bit full adder evolved using onebit
full adder is produced by connecting the two smaller adders in a con
guration
identical to that shown in Fig a This structure has been appeared in the
most circuit designs approximately   of all fully functional designs evolved
using onebit full adder as a building block This demonstrates that the ES 
nds
principles of the ripplecarry adder
The circuit shown in Fig  b has been evolved using onebit full adder and
twobit multiplier as building blocks This circuit requires  logic cells Note
that only third output of two bit multiplier is used This shows that there is not
necessary that all outputs of multiinput multioutput building blocks can be




































































Fig 	 Evolved threebit multiplier most ecient   gates mult is twobit multi
plier

An Extrinsic FunctionLevel Evolvable Hardware Approach 
Threebit multiplier	 multpla The bit multiplier can calculate the
product of two integers a and b in range  The conventional bit multiplier
designed at gatelevel requires  primitive logic gates 	 The most ecient
bit multiplier evolved at gatelevel requires only  gates 	 Note that this
structure contains  logic cells implemented AND logic function with one in
verted input In our approach we count only the number of NOT AND EXOR
and OR gates Therefore in our calculations AND with one inverted input re
quires  primitive logic gates AND and NOT From this point of view the circuit
structure reported in 	 contains  primitive logic gates such as AND OR
EXOR and NOT It is more important to point out that this solution has been
evolved after  generations whereas in case of using the functionlevel
EHW the fully functional solution has been evolved after  generations In
this particular example the evolution process has been improved in  times It
shows that using functionlevel EHW allows us to improve the ES performance
The most ecient evolved bit multiplier at function level is shown in Fig
 This circuit requires  gates The cost of this circuit has been calculated
regardless the outputs used in twobit multiplier building blocks Note that the
second output of multipliers  and  is not used This output requires  logic
gates to be implemented Only one logic gate is used to implement another
output of twobit multiplier 	 This means that  logic gates are employed
to implement the second output and are not used in implementation of other
circuit outputs Therefore the circuit shown in Fig  requires  primitive logic
gates  such as AND OR and NOT Therefore we can conclude that





























 Evolved valued digit full adders add is valued half adder

Onedigit valued full adder	 add cpla Evolving a fully functional
valued onedigit adder using a circuit layout of  columns and  row with
connectivity parameter equaled  proved to be relatively easy and the designs
shown in Fig  were obtained The circuit shown in Fig  a contains only 
building blocks Note that the optimal implementation of half adder contains 
primitive logic cells 	 Therefore the circuit in question requires  primitive logic
cells It is interesting to note that in this structure all outputs of half adder have
been used actively In case when the MAX gate is not allowed to be involved
in evolution the circuit structure shown in Fig  b has been evolved This
 Tatiana Kalganova
structure contains  building blocks and requires  primitive logic cells Note
that both structures mentioned above use all outputs of half adder
The 
digit Multiplier	 mult pla An digit multiplier multiplies

















are the most signi
cant digits Thus this is a circuit
with  inputs and  outputs and it requires  input and output conditions for full
speci
cation in case of valued logic An example of circuit structures evolved
using proposed method are shown in Fig  It is interesting to note that in
case of circuit shown in Fig a ES uses the outputs of half adder and one
digit multiplier as subfunctions and some of its outputs are not in use Thus
the 
rst output of valued digit multiplier labeled as  does not employed
At the same time all outputs of half adder are used The circuit contains 
building blocks and involves  primitive logic cells Note that the most ecient
digit multiplier evolved requires  primitive logic cells Fig b shows the
circuit evolved using only half adder This circuit requires  building blocks and
 primitive logic cells Note that the implementation of digit P
 
is the same
for both cases It is interesting to note that the circuit evolved with half adder
and onedigit multiplier requires less number of primitive logic cells then the
alternative logic function evolved using only half adder The circuits shown in









































Fig  Evolved valued 
digit multiplier
 add is a valued half adder mult is
valued digit multiplier

Binary circuit design In this section we will discuss some experimental
results obtained for twobit full adder addcpla two multpla and three bit
multipliers multpla evolved at gate and function level EHW The ES performs
the 
xed number of generations for both approaches The functional set of logic
gates for gatelevel EHW is a subset of fAND OR EXOR NOTg Note that
using functional set of NOT AND OR EXORie  according to encoding
An Extrinsic FunctionLevel Evolvable Hardware Approach 
Table  Comparison function and gatelevels EHW
 avF is the mean functionality
	tness function of the best chromosomes obtained  runs avF is the mean number
of active logic gates in the best chromosomes obtained after  runs avF is the
mean number of active logic gates in the fully functional designs evolved 
cases is the number of fully functional circuits evolved

Circuit n m Functional set avF avF avF  cases
mult



































































































table Table  in evolution corresponds performing EHW at gatelevel The
number of inputs in building block for gatelevel EHW can not be more then 
Half bit adder onebit full multiplier twobit multiplier together with primitive
logic gates have been used at functionlevel EHW The experimental results
obtained using initial data shown in Table  are summarized in Table  The
number of fully functional solutions evolved at functionlevel EHW is shown in
bold 
Let us consider how ES performs at gate and functionlevel EHW during
evolution of twobit multiplier  Analysing these data we can conclude that
in terms of the number of active primitive logic gates used in circuit the gate
and functionlevel EHW perform better Thus the average number of active
logic gates avF in fully functional circuits evolved at gatelevel is 
and at functionlevel is  or more In terms of the number of fully functional
 Tatiana Kalganova
circuits evolved during  ES runs both methods perform nearly the same 
 fully functional designs have been evolved during  ES runs Considering
ES performance for threebit multiplier carried out at gate and functionlevel we
can conclude that the functionlevel EHW executes much better Thus during
evolution at gate level the average functionality of evolved circuits is 
and at function level it has been signi
cantly increased to  No fully
functional solutions have been evolved for threebit multiplier at gatelevel EHW
Some functional solutions has been found using functionlevel EHW Comparing
function and gatelevel EHW used to evolve twobit full adder we 
nd that
the number of fully functional designs obtained at functionlevel EHW has been
signi
cantly improved in comparison with the similar EHW performed at gate
level The average functionality 
tness function is higher for functionlevel EHW
rather then for gatelevel EHW
Note that in all cases mentioned above the average best functionality 
t
ness functions avF for tested logic functions we can conclude that the best
functionality 
tness function is lower in case when the gatelevel EHW has been
applied Analysing the average number of active primitive logic gates in best
fully functional chromosomes avF we 
nd that there is no signi
cant dif
ference between function and gatelevel EHW in case when threebit multiplier
and twobit full adder have bit evolved Note that in case of evolving the twobit
multiplier the ES at gatelevel performs better in terms of the number of active
primitive logic gates in circuit Thus we can conclude that functionlevel EHW
performs better then gatelevel EHW in terms of the number of fully functional
binary circuits evolved when the suitable functional set of logic gates has been
chosen
Multivalued circuit design The similar experimental results have been
carried out for valued onedigit full adder add pla and valued  digit
multiplier mult pla
Let us consider valued onedigit full adder Three dierent functional sets
of primitive logic gates have been employed during gatelevel EHW execution At
functionlevel EHW the valued half adder has been added to these functional
sets In all cases the functionlevel EHW method performs better Thus when
we use functional set of fCOMPLEMENT MIN MAX TSUM TPRODUCTg
no fully functional solutions have been evolved Adding only half digit adder in
functional set improves the GA performance in  times The same conclusion
we can made about other functional sets of logic gates used Three dierent
functional sets of primitive logic gates have been used at gatelevel EHW Half
adder and onedigit multiplier have been added to functional set of logic gates
at functionlevel EHW Analysis of  digit multiplier allows us to make the
conclusion that the functionlevel EHW performs better in term of the number
of fully functional circuits evolved Note that no fully functional designs have
been evolved at gatelevel This number has been signi
cantly increased when
functionlevel evolution has been applied
An Extrinsic FunctionLevel Evolvable Hardware Approach 
Thus we can conclude that the functionlevel EHW approach applied to
multivalued logic design performs better then the similar approach implemented
at gatelevel if the suitable functional set of logic cells has been chosen
 Conclusion
We have introduced a new representation of logic cell in extrinsic EHW This
representation allows us to evolve circuits at functionlevel evolvable hardware
WE showed that this approach can be applied to synthesize both multiplevalued
and binary logic functions The advantage of proposed method is that it does
not restricted by the radix of logic or the set of logic cells functions chosen to
describe the behaviour of building blocks
We have compared the ES performance for function and gatelevel EHW
methods applied to design binary and multivalued logic circuits The obtained
results show that the functionlevel EHW performs better in terms of the num
ber of fully functional solutions evolved Also it has been shown that the most
ecient bit multiplier evolved at function level evolution contains  primi
tive logic gates This design less the number of active primitive logic gates then
the similar conventional one Also it has been shown that the evolved design
contains less the number of primitive logic gates such as NOTAND EXOR
and OR then the similar most ecient design evolved at gate level 	 The
experimental results show that the proposed chromosome representation allows
us easier to evolve arithmetic MVL functions if the appropriate set of standard
logic functions has been chosen
The future work can be focused on the using multiinput multioutput au
tomatically de
ned logic functions as a building blocks in proposed method as
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